## "FEE ADDRESS" INDICATION FORM

To: MAIL STOP: M Fee Correspondence U.S. Patent & Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

Please recognize as the "Fee Address," under the provisions of 37 CFR 1.363, the following address:

COMPUTER PATENT ANNUITIES, INC. 225 Reinekers Lane Suite 400 Alexandria, VA 22314

Payor Number: 000197

in the following listed application(s) or patent(s) for which the issue fee has been paid.

Patent No. Serial No. Patent Date US Filing Date Confirmation No. Attorney Docket No.

7,187,204 B2 10/807,692 03/06/2007

03/24/2004

4403

0553-0401

Respectfully Submitted,

Mark J. Murphy Registration No. 34,225

Date: May 5, 2008

COOK, ALEX, McFARRON, MANZO, CUMMINGS & MEHLER, Ltd. 200 West Adams Street Suite 2850 Chicago, Illinois 60606 (312) 236-8500

Customer No: 26568



## (12) United States Patent

(56)

Tanada (45) Date of Patent:

US 7,187,204 B2 (10) Patent No.: Mar. 6, 2007

	Tanaua			(45)	Dute of	A LILOX			
(54)		FOR INSP		6,76	52,735 B2		Koyama 345/76		
			DEVICE AND		60,080 B2		Hiroki 324/750		
	INSPECTING METHOD			2001/00	35526 A1		Yamazaki et al 257/57		
(75)	Inventor:	Yoshifumi	Tanada, Atsugi (JP)	2002/01:	40565 A1 30675 A1	9/2002	Koyama		
(73)	Assignee:	Semicondu Co., Ltd. (	ctor Energy Laboratory IP)		32383 A1 19824 A1		Hiroki et al		
(*)	Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 36 days.						tinued)		
					FOREIGN PATENT DOCUMENTS				
(21)	Appl. No.:	: 10/807,692		JP	05-25	56914	10/1993		
(22)	Filed:	Mar. 24, 20	004						
(65)	) Prior Publication Data				(Continued)				
	US 2005/0	0035805 A1	Feb. 17, 2005		OTHER PUBLICATIONS				
(30) Ma	Fo ar. 25, 2003		cation Priority Data	003540 4	International Search Report for application No. PCT/JP2004/003549, dated Apr. 27, 2004 (In Japanese).				
	y 15, 2003		2003-137822		(Continued)				
(51)	Int. Cl. H03K 19/2 G06K 7/56	(74) Atte	Primary Examiner—Vibol Tan (74) Attorney, Agent, or Firm—Cook, Alex, McFarron, Manzo, Cummings & Mehler, Ltd.						
(52)	U.S. Cl	(57)		ABST	TRACT				
(58)		32	Search		It is configured by plurality of NAND circuits connected in series through a plurality of inverters, and a plurality of				

References Cited

## U.S. PATENT DOCUMENTS

4,775,891	Α '	٠	10/1988	Aoki et al 348/572
5,068,547	Α .	٠	11/1991	Gascoyne 326/16
5,410,247	Α .	*	4/1995	Ishizuka 324/158.1
5,825,204	Α .		10/1998	Hashimoto 326/54
6,455,336	B1 '		9/2002	Berndlmaier et al 438/14
6,573,774	B1 :	*	6/2003	Gardner 327/201
6,711,041	B2 '	*	3/2004	Pereira et al 365/49
6,762,617	B2 '		7/2004	1wase et al 326/11

series through a plurality of inverters, and a plurality of NOR circuits connected in series through the plurality of inverters. Each of a plurality of source signal lines provided in a pixel portion is connected to one input terminal of a NAND circuit and a NOR circuit, and an output of an inspection is obtained from final lines of the NAND circuit and the NOR circuit connected in series. In this manner, an inspecting circuit which is capable of determining a defect simply and accurately by using a small-scale circuit, and a method thereof are provided.

## 25 Claims, 17 Drawing Sheets

